Abstract. This paper presents a more complex algorithm with Verilog-HDL, which based on the dual-modulus preseted decimal frequency divider. This algorithm can not only increase the accuracy of decimal frequency divider. , but also can be used to divide a clock. Simulations are conducted to analyze the characteristics of the decimal frequency divider and DDS divider. The results shows that the divider can satisfy the requirements of design.
As we all know, the digital systems can work normally according to a beat. The beat is the signal of clock which is generated by a clock circuit. The clock circuit is composed of crystal oscillator. The crystal oscillator can provide a stable clock. However, this clock is always different from the required clock which is based on the frequency of input clock. It's necessary to design a frequency divider to divide the input clock into different frequencies and assign the divided clock to the other modules. To sum up, the design of the frequency synthesizer becomes the most basic and most critical part of the digital IC design.
The divider is a very important basis part of the digital IC design [2] [3] . And the integer frequency divider is easy to achieve. But in most instances, the frequency division ratio is not an integer number. In this case we need a fractional divider to divide the input clock. Now the fractional divider can be implemented mainly by the following ways: 1）the Phase-locked Loop frequency synthesizer. 2）Direct Digital Synthesizer. Both frequency synthesis modes can get a precision performance. However, both frequency synthesis methods would consume a lot of circuit resources. Therefore in some circumstances, such as the circuit's resources are scarce relatively, the circuit needs a low-power clock. In such cases, the digital programming fractional divider can be used.
Because of the above idea, this paper proposes a high-precision fractional divider that based on Verilog-HDL, which can reach a reliable division results. And at the end of the paper a comparison between the fractional divider and DDS is presented.
II. THE ALGORITHM OF HIGH-ACCURACY DECIMAL FREQUENCY DIVIDER

A. Design Principles
The core idea of this design lies in the dual-modulus decimal frequency division, which means to overcount or undercount a pulse to get the decimal frequency value on average [4] . Provided that K is the decimal value of crystal frequency-output frequency ratio, K can be expressed as:
(1) Where N represents the integral part of K, andA/B represents the decimal part of K.A is less than B. When frequency coefficient K is a n-bits decimal number, B equals 10n. If N+1 decimal frequency is just conducted for B times and then N decimal frequency is carried out for the rest of B-A times, the output of frequency divider will not be the proper decimal frequency division on a small scale, and frequency divider will be encountered with serious phase jitter. Therefore, in order to achieve the N dec frequency So the integral approximation should be made to C1A and C1B ,which then will be substituted into the above formula to get the actual error. With C1A and C1B as the approximate integral values, the resulting clock actually has certain errors with the objective output clock. This clock can be taken as the long-range clock in dual-modulus decimal frequency division in the next round. After a dual-modulus decimal frequency division is carried out to C1A-1 (the number of short-range clock as -1) and C1B+1 (the number of long-range clock as +1), the resulting output clock is the short-range clock dual-modulus decimal frequency division in the next round.
Above all, the computing method of parameters in "i" rounds of frequency division can be concluded as follows: 1. Let μ1=0 then calculate C1A and C1B. 2. Calculate C2A and C2B according to Es (2). 3. Calculate C3A and C3B according to Es (3). … i. Calculate CiA and CiB according to Es (4).
TABLE I. THE PARAMETER AND ERRORS OF FOUR ROUND
The calculated parameters are summarized which shown in table I. In table1, A is the total number of cycle; B is the number of long clocks; C is the number of short clocks; D is the error of long clocks; E is the error of short clocks This decimal frequency divider consists of dual-modulus decimal frequency divisions in an i divide rounds, and output clock will have serious jitter if the N+1 frequency division is made after the N frequency division, so a right way should be found out to uniformly combine the N and N+1 frequency division.For instance, in (3), (4) , (5) and (6), y is the integral value after dividing CA by CB or the integral value after dividing CB by CA, and R is the remainder after dividing CA by CB poor performance in phase noise and stray. Owing to the structure and working principle of DDS, its working frequency would be limited by the velocity of device, which has direct relation with reference frequency. The decimal frequency divider designed in this paper is an expansion on the basis of dual-modulus prescaler. It applies HDL code to write program so that we can save Phase Locking Loop (PPL) resource of Field Programmable Gate Array (FPGA), which is good in transposability. Therefore, this design can be widely applied to the design of FPGA clock circuit, which can offer the clock source for some modules that require high frequency.
V. CONCLUSION
As a fundamental module, dividers can be widely used in integrated circuit (IC). The design of decimal frequency division can be completed through PPL, but it requires many gate sources and layout areas. Therefore, this method sometimes can't meet the requirements of some designs that need larger layout areas., The decimal frequency divider designed in this paper has modified the basic algorithm according to the traditional dual-modulus prescaler, which can help to control the error range of the final output frequency in a small range, It is a resource-saving decimal frequency divider for circuit designers.
